

100Gb/s CFP4 LR4 10km Optical Transceiver Module HTC4-HS4CL

Features

- Compliant with 100GBASE-LR4
- Support line rates from 103.125 Gb/s to 111.81 Gb/s
- Integrated LAN WDM TOSA / ROSA for up to 10 km reach over SMF
- CAUI(10x10G) Electrical Interface and 4-lane
 25.78Gb/s optical interface
- Duplex LC optical receptacle
- Support Digital Diagnostic Monitoring interface
- No external reference clock
- RoHS-6 compliant and lead-free
- Single +3.3V power supply
- Maximum power consumption 6.0W
- All-metal housing for superior EMI performance
- Case operating temperature
 Commercial: 0 ~ +70°C



Applications

- Data Center
- Local Area Network (LAN)
- Ethernet switches and router applications

Part Number Ordering Information

Part Number	Data Rate (Gb/s)	Wavelength (nm)	Transmission Distance(km)	Temperature (°C) (Operating Case)
HTC4-HS4CL	100	1296、1300 1305、1309	10km SMF	0~70 commercial

1. Absolute Maximum Ratings

It has to be noted that the operation in excess of any individual absolute maximum ratings might cause permanent damage to this module.





Parameter	Symbol	Min	Max	Unit	Notes
Storage Temperature	Ts	-40	85	°C	
Power Supply Voltage	Vcc	-0.3	4.0	V	
Relative Humidity (non-condensation)	RH	5	95	%	
Damage Threshold	TH₀		5.0	dBm	

2. Recommended Operating Conditions and Power Supply Requirements

Parameter	Symbol	Min	Typical	Max	Unit	Notes
Operating Case Temperature	T _{OP}	0		70	°C	commercial
Power Supply Voltage	Vcc	3.135	3.3	3.465	V	
Data Rate			100		Gb/s	
Control Input Voltage High		2		Vcc	V	
Control Input Voltage Low		0		0.8	V	
Link Distance (SMF)	D			10	km	9/125um

3. General Description

HTF'100G CFP4 LR4 optical Transceiver integrates receiver and transmitter path on one module. In the transmit side, four lanes of serial data streams are recovered, retimed, and passed to four laser drivers. The laser drivers control four EMLs (Electric-absorption Modulated Lasers) with center wavelength of 1296 nm, 1300nm, 1305nm and 1309 nm. The optical signals are multiplexed to a single –mode fiber through an industry standard LC connector. In the receive side, the four lanes of optical data streams are optically demultiplexed by the integrated optical de-multiplexer. Each data stream is recovered by a PIN photo-detector and trans-impedance amplifier, retimed. This module features a hot-pluggable electrical interface, low power consumption and MDIO management interface.

The module provides an aggregated signaling rate from 103.125 Gb/s to 111.81 Gb/s. It is compliant with IEEE 802.3ba 100GBASE-LR4 and ITU-T G.959.1, and OIF CEI-28G-VSR. The MDIO management interface complies with IEEE 802.3 Clause 45 standard. The transceiver complies with CFP MSA CFP4 Hardware Specification, CFP MSA Management Interface Specification, and OIF CEI-28G-VSR standards. A block diagram is shown in Figure 1.






Figure 1. CFP4 LR4 Optical Transceiver functional block diagram

Transmitter

The transmitter path converts four lanes of serial NRZ electrical data from line rate of 25.78 Gbps to 27.95 Gbps to a standard compliant optical signal. Each signal path accepts a 100 Ω differential 100 mV peak-to-peak to 900 mV peak-to-peak 25 Gbps electrical signal on TDxn and TDxp pins. Inside the module, each differential pair of electric signals is input to a CDR (clock-data recovery) chip. The recovered and retimed signals are then passed to a laser driver which transforms the small swing voltage to an output modulation that drives a EML laser. The laser drivers control four EMLs with center wavelengths of 1295.56 nm, 1300.05 nm, 1304.58 nm and 1309.14 nm. The optical signals from the four lasers are multiplexed together optically. The combined optical signals are coupled to single-mode optical fiber through an industry standard LC optical connector.

Receiver

The receiver takes incoming combined four lanes optical data from line rate of 25.78 Gbps to 27.95 Gbps through an industry standard LC optical connector. The four incoming wavelengths are separated by an optical de-multiplexer into four separated channels. Each output is coupled to a PIN photo-detector. The electrical currents from each PIN photo-detector are converted to a voltage with a high-gain trans-impedance amplifier. The electrical





output is recovered and retimed by the CDR chip. The four lanes of reshaped electrical signals are output to RDxp and RDxn pins.

Low Speed Signaling

Low speed signaling is based on low voltage CMOS (LVCMOS) operating at a nominal voltage of 3.3 V for the control and alarm signals, and at a nominal voltage of 1.2 V for MDIO address, clock and data signals. All low speed inputs and outputs are based on the CFP MSA CFP4 Hardware Specification and CFP MSA Management Interface Specification.

MDC/MDIO: Management interface clock and data lines.

PRTADR0, 1, 2: Input pins. MDIO physical port addresses.

GLB_ALEMN: Output pin. When asserted low indicates that the module has detected an alarm condition in any MDIO alarm register.

TX_Disable: Input pin. When asserted high or left open the transmitter output is turned off. When Tx_Dsiable is asserted low or grounded the module transmitter is operating normally. Pulled up with $4.7~\text{k}\Omega$ to $10~\text{k}\Omega$ resistors to 3.3~V inside the CFP4 module .

MOD_LOPWR: Input pin. When asserted high or left open the CFP4 module is in low power mode. When asserted low or grounded the module is operating normally. Pulled up with 4.7 $k\Omega$ to 10 $k\Omega$ resistors to 3.3 V inside the CFP4 module .

MOD_RSTn: Input pin. When asserted low or grounded the module is in Reset mode. When asserted high or left open the CFP4 module is operating normally after an initialization process. Pulled down with 4.7 k Ω to 10 k Ω resistors to ground inside the CFP4 module .

Mod_ABS: Output pin. Asserted high when the CFP4 module is absent and is pulled low when the CFP4 module is inserted .

RX_LOS: Output pin. Asserted high when insufficient optical power for reliable signal reception is received .

4. Pin Assignment and Pin Description



	Top Raw	Bottom Row			
PIN#	Name	PIN#	Name		
56	GND	1	3.3V_GND		
55	TX3n	2	3.3V_GND		
54	TX3p	3	3.3V		
53	GND	4	3.3V		
52	TX2n	5	3.3V		
51	TX2p	6	3.3V		
50	GND	7	3.3V_GND		
49	TXln	8	3.3V_GND		
48	TXlp	9	NUC		
47	GND	10	NUC		
46	TX0n	11	TX_DIS		
45	TX0p	12	RX_LOS		
44	GND	13	GLB_ALRMn		
43	(REFCLKn)	14	MOD_LOPWR		
42	(REFCLKp)	15	MOD_ABS		
41	GND	16	MOD_RSTn		
40	RX3n	17	MDC		
39	RX3p	18	MDIO		
38	GND	19	PRTADR0		
37	RX2n	20	PRTADR1		
36	RX2p	21	PRTADR2		
35	GND	22	NUC		
34	RXln	23	NUC		
33	RXlp	24	NUC		
32	GND	25	GND		
31	RX0n	26	TX_MCLKn		
30	RX0p	27	TX_MCLKp		
29	GND	28	GND		

Figure 2. Diagram of host board connector block pin numbers and names

PIN	Name	Description
		3.3V Module Supply Voltage Return Ground, can be separate or
1	3.3V_GND	tied together with Signal Ground
		3.3V Module Supply Voltage Return Ground, can be separate or
2	3.3V_GND	tied together with Signal Ground
3	3.3V	3.3V Module Supply Voltage





4	3.3V	2 2\/ Madula Supply Valtaga
4		3.3V Module Supply Voltage
5	3.3V	3.3V Module Supply Voltage
6	3.3V	3.3V Module Supply Voltage
7	3.3V_GND	3.3V Module Supply Voltage Return Ground, can be separate or tied together with Signal Ground
-	_	3.3V Module Supply Voltage Return Ground, can be separate or
8	3.3V_GND	tied together with Signal Ground
9	NUC	Module Vendor I/O. Must No Connect at host board
10	NUC	Module Vendor I/O. Must No Connect at host board
11	TX_DIS	Transmitter Disable for all lanes, "1" or NC = transmitter disabled, "0" = transmitter enabled
12	RX_LOS	Receiver Loss of Optical Signal, "1": low optical signal, "0": normal condition
13	GLB_ALRM n	Global Alarm. "0": alarm condition in any MDIO Alarm register, "1": no alarm condition, Open Drain, Pull Up Resistor on Host
14	MOD_LOPWR	Module Low Power Mode. "1" or NC: module in low power (safe) mode, "0": power-on enabled
15	MOD_ABS	Module Absent. "1" or NC: module absent, "0": module present, Pull Up Resistor on Host
16	MOD_RSTn	Module Reset. "0" resets the module, "1" or NC = module enabled, Pull Down Resistor in Module
17	MDC	Management Data Clock (electrical specs as per 802.3ae and ba)
18	MDIO	Management Data I/O bi-directional data (electrical specs as per 802.3ae and ba)
19	PRTADR0	MDIO Physical Port address bit 0
20	PRTADR1	MDIO Physical Port address bit 1
21	PRTADR2	MDIO Physical Port address bit 2
22	NUC	Module Vendor I/O. Must No Connect at host board
23	NUC	Module Vendor I/O. Must No Connect at host board
24	NUC	Module Vendor I/O. Must No Connect at host board
25	GND	
26	TX_MCLKn	TX Monitor Clock Output (Positive)
27	TX_MCLKp	TX Monitor Clock Output (Negative)
28	GND	
29	GND	
30	RX0p	Lane 0 Receiver Output (Positive)





31	RX0n	Lane 0 Receiver Output (Negative)
32	GND	
33	RX1p	Lane 1 Receiver Output (Positive)
34	RX1n	Lane 1 Receiver Output (Negative)
35	GND	
36	RX2p	Lane 2 Receiver Output (Positive)
37	RX2n	Lane 2 Receiver Output (Negative)
38	GND	
39	RX3p	Lane 3 Receiver Output (Positive)
40	RX3n	Lane 3 Receiver Output (Negative)
41	GND	
42	REFCLKp(NUC)	Reference Clock Input (Positive) (Optional)
43	REFCLKn(NUC)	Reference Clock Input (Negative) (Optional)
44	GND	
45	TX0p	Lane 0 Transmitter Input (Positive)
46	TX0n	Lane 0 Transmitter Input (Negative)
47	GND	
48	TX1p	Lane 1 Transmitter Input (Positive)
49	TX1n	Lane 1 Transmitter Input (Negative)
50	GND	
51	TX2p	Lane 2 Transmitter Input (Positive)
52	TX2n	Lane 2 Transmitter Input (Negative)
53	GND	
54	TX3p	Lane 3 Transmitter Input (Positive)
55	TX3n	Lane 3 Transmitter Input (Negative)
56	GND	

5. Electrical Characteristics

The following electrical characteristics are defined over the Recommended Operating Environment unless otherwise specified.





Vcc	3.14								
	5.14	3.3	3.47	V					
lcc			1.8	Α					
Pwr			6.0	W					
Plp			1.0	W					
Low speed control and sense signals, 3.3 V LVCMOS									
VOL	-0.3		0.2	V					
VOH	Vcc-0.3		Vcc+0.3	V					
VIL	-0.3		0.8	V					
VIH	2		Vcc3+0.3	V					
IIN	-10		10	μA					
ed control	and sense	e signals,	1.2 V LVCM(os					
VOL	-0.3		0.2	V					
VOH	1.0		1.5	V					
IOL	4			mA					
IOH			-4	mA					
VIL	-0.3		0.36	V					
VIH	0.84		1.5	V					
IIN	-100		100	μA					
С			10	pF					
	0.1		4	MHz					
	Plp ed control VOL VIH IIN ed control VOL VOH IOL IOH VIL VIH IIN C	Plp ed control and sense VOL -0.3 VOH Vcc-0.3 VIL -0.3 VIH 2 IIN -10 ed control and sense VOL -0.3 VOH 1.0 IOL 4 IOH VIL -0.3 VIH 0.84 IIN -100 C 0.1	PIp ed control and sense signals, VOL	Plp 1.0 ed control and sense signals, 3.3 V LVCMC VOL -0.3 0.2 VOH Vcc-0.3 Vcc+0.3 VIL -0.3 0.8 VIH 2 Vcc3+0.3 IIN -10 10 ed control and sense signals, 1.2 V LVCMC VOL -0.3 0.2 VOH 1.0 1.5 IOL 4 IOH -4 VIL -0.3 0.36 VIH 0.84 1.5 IIN -100 100 C 10	Plp 1.0 W ed control and sense signals, 3.3 V LVCMOS VOL -0.3 0.2 V VIL -0.3 0.8 V VIH 2 Vcc3+0.3 V IIN -10 10 μA ed control and sense signals, 1.2 V LVCMOS V VOL -0.3 0.2 V VOH 1.0 1.5 V IOL 4 mA IOH -4 mA VIL -0.3 0.36 V VIH 0.84 1.5 V IIN -100 100 μA C 10 pF				





Differential voltage pk-pk		100		1200	mV	
Common mode noise (rms)				17.5	mV	
Differential termination mismatch				10	%	
Transition time		10			ps	20/80%
Common mode voltage		-0.3		2.8	V	
High	Speed Re	eceiver elec	ctrical out	put to host		
Differential voltage pk-pk		100		1200	mV	
Common mode noise (rms)				17.5	mV	
Differential termination mismatch				10	%	
Transition time		9.5			ps	20/80%

6. Optical Characteristics

The following optical characteristics are defined over the Recommended Operating Environment unless otherwise specified.

Parameter	Symbol	Min.	Typical	Max	Unit	Notes			
Transmitter									
	L0	1294.53	1295.56	1296.59	nm				
	L1	1299.02	1300.05	1301.09	nm				
Lane wavelength (range)	L2	1303.54	1304.58	1305.63	nm				
	L3	1308.09	1309.14	1310.09	nm				
Signaling rate, each lane			25.78125		GBd				
Rate tolerance		-100		100	ppm				
Side-mode suppression ratio	SMSR	30							
Total launch power				10.5	dB				
rotal ladifori powor				10.0	m				



					1	
Average launch power, each	Pavg	-4.3		4.5	dB	
lane					m	
Extinction Ratio	ER	4			dB	
Optical modulation	OMA	1.2		4.5	dB	
amplitude, each lane (OMA)	OIVIA	-1.3		4.5	m	
Difference in launch power						
between any two lanes				5	dB	
(OMA)						
Transmitter and Dispersion	TDP			2.2	dB	
Penalty, each lane	101			۷.۷	QD	
OMA minus TDP, each lane	OMA-	-2.3			dB	
OWATHINGS TOT, CACITIANC	TDP	-2.0			m	
Average launch power of				-30	dB	
OFF transmitter, each lane				-30	m	
Transmitter reflectance				-12	dB	
Transmitter eye mask {X1,		{0.25, 0	0.4, 0.45, 0.2	5, 0.28,		
X2,X3, Y1, Y2, Y3}			0.4}			
	R	eceiver				
Signaling rate, each lane			25.78125		GBd	
Rate tolerance		-100		100	ppm	
Average receive power, each	_	40.0			dB	
lane	Pavg	-10.6		4.5	m	
Receive power, each lane				4.5	dB	
(OMA)				4.5	m	
Difference in receiver power						
between any two lanes				5.5	dB	
(OMA)						
Receiver Sensitivity	Doon			0.6	dB	1
(OMA),each lane	Rsen			-8.6	m	1
Stressed Receiver	CDC			6.0	dB	
Sensitivity(OMA), each lane	SRS			-6.8	m	
Vertical eye closure penalty,	VECP		1.8		dB	
each lane	VECF		1.0		ub	



Stressed sys J2 jitter, each lane	J2		0.3		UI	2
Stressed sys J9 jitter, each lane	J9		0.47		UI	2
Receiver reflectance				-26	dB	
LOS Assert	Plos_on	-30			dB m	
LOS De-assert	Plos_of f			-12		
LOS Hysteresis		0.5		4	dB	

Notes:

- 1. Receiver sensitivity (OMA), each lane, is informative.
- 2. Vertical eye closure penalty, stressed eye J2 Jitter, and stressed eye J9 Jitter are test conditions for measuring stressed receiver sensitivity. They are not characteristics of the receiver.

7. Digital Diagnostic Functions

The following digital diagnostic characteristics are defined over the normal operating conditions unless otherwise specified.

Parameter	Symbol	Min.	Max	Unit	Notes
Temperature monitor absolute error	DMI_ Temp	-3	3	degC	Over operating temp
Supply voltage monitor absolute error	DMI_VCC	- 0.15	0.15	V	Full operating range
RX power monitor absolute error	DMI_RX	-2	2	dB	
Bias current monitor	DMI_ bias	- 10%	10%	mA	
TX power monitor absolute error	DMI_TX	-2	2	dB	

8. Mechanical Dimensions






Figure 3. Mechanical Outline